## **Layout Verification**

# of an Inverter Circuit



**Under Guidance of Dr Samiha Mourad & Dr Shoba Krishnan** Date of Last Revision: February 1, 2010

Copyright©2010



## Table of Contents


1. Objective		 3
2. Setup & Preparation		 5
3. Launching IC Studio		 5
4. Opening the project		 7
5 Verifying the Layout Desig	n Rules (DRC)	 
6. Verifying the Layout vs. S	chematic (LVS)	 
Satur	Jaco	





#### 1. Objective

This tutorial shows a step-by-step procedure for verification of a simple digital inverter cell including Design Rule Check (DRC), Layout vs Schematic (LVS).



The following schematic was drawn in a previous tutorial:





tyo <u>B</u>eport <u>W</u>indow X: −37.000 Help ADK Y: 41.000 DX: -37.000 💽 🎸 🛟 🖨 🔿 🍄 🍳 🍳 🖽 Error: 💌 Status Erro smc035 AS AV AF COMM...1 METAL...2 METAL...3 METAL...4 ANALOG6 BB\_PAD 7 MARKER8 METAL...10 METAL...11 P\_HIGH...21 
 NEMG-253

 NEMG-253

 CONTA.25

 PADS

 SILICID.23

 VIA3

 VIA4

 VIA4

 PAWEL431

 VIA4

 PAWEL431

 VIA4

 PAWEL431

 PAWEL431

 PAWEL431

 VIA4

 PAWEL431

 VIA4

 VIA4

 PAWEL431

 VIA4

 PAWEL431

 VIA4

 VIA4

 VIA4

 VIA5114

 VIA5144

 VIA6

 CONTA.45

 WETA1.43

 VIA6

 OVERG.52

 CONTA.55

 BURED.57

 PABS285

 SIG

 VIA2

 VIA2

 VIA3

 VIA2

 VIA3

 VIA2

 VIA3

 VIA3

 VIA3

 VIA3

 VIA34

 VIA350
 < . 🔽 ✓ Path
✓ Text
✓ Shape ✓ Arr ✓ Ov ✓ Pir ✓ De Mouse: L: Full Selection M: \$start\_stroke() R: View Area

S

The layout associated with this circuit was drawn in the second tutorial:

Copyright©2010

Sarra



### 2. Setup & Preparation

The set of directives listed below is applicable to users of the *Engineering Design Center at Santa Clara University*. If you are working in a different environment please check with your system administrator.

The steps below are necessary only for the first time to setup the Mentor Graphics environment by changing the settings in your .profile file. Add the following lines in your .profile:

setup mentor-2008.1
alias swd="export MGC\_WD=\'pwd\'"

otto

Remember to execute

\$. profile






### 3. Launching IC Studio

#### On the command line

- To Create a directory to contain your projects type: "mkdir Tutorial"
- To change the current directory to Tutorial type: "cd Tutorial".
- To open ICSTUDIO type: "icstudio".

This launches the ICStudio window shown below.





### 4. Opening the Project

To create a project the follow the three steps given below:

#### 1. Opening icstudio and opening the project

#### On the ICStudio Window

- Click File -> Open -> Project to create a new project.
- Enter the **Project name** (e.g vlsi\_tutorial) and the **Project Location**
- Click **Open** in the **Open Project** pop-up window
- When the project opens, double-click on the **Layout** view to launch ICStudio and view your circuit layout.

M NX - asharan@nova14.dc.engr.scu.edu	1:1003 - MentorGraphics	
-	ICstudio - Project VlsiTutorial	
Eile Edit Iools Help Eile Edit Iools Help Selected: Demo_Inverter / Inverter / Demo_Inverter - Demo_Inverter - OMGC_DESIGN_KIT - OMGC_IC_COMMLIB_QS - OMGC_IC_COMMLIB_QS - OMGC_IC_COMMLIB_RF - OMGC_IC_COMMLIB_RF - OMGC_IC_COMMLIB_RF - OMGC_IC_COMMLIB_RF - OMGC_IC_COMMLIB_RF - OMGC_IC_COMMLIB_RF - OMGC_IC_COMMLIB_RF - OMGC_IC_COMMLIB_RF - OMGC_IC_VERIO_LIB - OMGC_IC_VERIO_LIB		
	File game: VlsiTutorial.proj File game: VlsiTutorial.proj File type: Projects (*.proj) Cancel	
// NOTE: Xhost = // NOTE: Xserver =	, Please see the following notes for more information. 'nova14', 'nova14', 'ic.icons',	¥





### 5. Verifying the Layout Design rules (DRC)

From the menu, select Calibre > Run DRC In the window that pops up, enter the Path to Calibre as: /opt/mentor-2008.1/adk3\_1/technology/ic/process/tsmc035.rules


IC Station, v2006.1_2.2 (p071406) - Project cbsc	
Bie Add Edit Sallet Yere Connectinity Tooli Singe Beport Window Belle AOX Bie Add Market Yere Connectinity Tooli Singe Beport Window Belle AOX Bie Add DX: -23.000 DY: 43.000 DY: 43.000	
H With Layer Via style: A ↔	
► DE E V V → V 4 4 4 4 4 4 0 Q Q Q EE Error → Status Error	
E IC 0: Demo_Inverter / Inverter	COMMENT Svf III
	AS AV AF #==
▶ <sub>₩</sub> · · · · ·	COMM 1 svf
Setup Califree XDD	METAL 2 Svf METAL 3 Svf
Path to Calibre tree je/so/sts_cal_2006 2_38.31 Browse_	METAL4 Metalsof ANALOG6 sof
PC Pot (enter -1 to search) 3169	BB_PAD 7 svf MARKER8 svf
CK Reset Cancel	METAL 10 🜌 svf
	METAL11 Svf P_HIGH21 Svf
	N_HIGH22 svf MEMS23 svf
	MEMS24 svf CONTA25 svf
	PADS 26 svf SILICID 29 svf
	VIA3 30 svf METAL4 31 Metal4
	VIA4 32 svf METAL5 33 Sovf
	HLRES34 = svf P_WELL 41 = svf
	N_WELL 42 svf
	P_PLUS44
	N_PLU 45 = svf = POLY 46 svf
	CONTA47 = svf CONTA48 = svf
	METAL1 49 Kevf VIA 50 svf
	METAL2 51 Novf OVERG52 SS svf
	CONTA55 svf ELECT 56 Svf
	BURIED57 🔳 svf
	PBASE 58 svf CAP_W59 svf
	Thick_A60 Best VIA2 61 svf
	METAL3 62 Metals Svf DIFFUS111 Svf
	METAL 149 svf METAL 151 svf
	METAL 162 svf METAL 163 svf
	METAL 164 🗖 svf
Section 1	
	✓ Path ✓ Array     ✓ Text ✓ Overflow
	✓ Shape ✓ Pin     ✓ Instance ✓ Device
Mouse L Full Selection M §start_stroke) R View Area	
<b>T</b>	





The DRC tool stores results as shown under. Click on **Outputs** to see the location where the tool stores the result

#### Click Run DRC



The Calibre DRC RVE should say No (Zero) Results in 81 Checks as under If you do not have any DRC errors the window would look like:

Copyright©2010
li ∎ji
Santa Clara
University



< ▲	н≯		
		C	Z,
l Inverte	r : No Re	sults in (	81 Checks
Check I	oad activ	e area	A
			,
		-, ,	
	_	_	
Check I	bad_cont	act_gate	
	_		
Check I	bad_via2		
Check I	bad_via3		
Check s	select_ov	erlap	
Check I	oad_nwel		
Check I	bad_psub	strate	
Check I	oad_pgat	е	
Check I	oad_ngat	е	
Check I	bad_port		
:s/stud	ent/ash	aran/wo	rkdir/VlsiTutorial.proj/Demo_Inverter.lib/default.group/lay
/rews/1 7e area	must b	cover	ed by a select
	Check   Check   Check   Check   Check   Check   Check   Check   Check   Check   File P s/stud	Check bad_cont Check bad_cont Check bad_cont Check bad_via Check bad_via Check bad_via Check bad_via Check bad_via Check bad_nwel Check bad_psub Check bad_pgat Check bad_pgat Check bad_pgat Check bad_pgat Check bad_ngat	Check bad_via2 Check bad_via3 Check select_overlap Check bad_nwell Check bad_psubstrate Check bad_pgate Check bad_ngate Check bad_port File Pathname:

In case you have errors in your DRC the window would look as under. Click on the RED marked Squares and get to the errors. Correct them till you get No results

Copyright©2010
li ∎ J
Santa Clara
University



🐹 Calib	re - DR	C R¥E : Inv	verter.dro	c.results [/users/student/asharan/workdir/VlsiTutorial.proj/Demo 💶 🗖
<u>F</u> ile	<u>V</u> iew	<u>H</u> ighlight	<u>T</u> ools	<u>S</u> etup <u>H</u> elp
۵	<b>~</b>	∢ н	► C	z,
Торсе	ell Inve	rter : 2 Res	sults (in 2	2 of 81 Checks)
	Chec	k bad_act	ive_area	
> 🗹	Chec	k bad_cor	itact_poly	y I I I I I I I I I I I I I I I I I I I
	Chec	k bad_cor	itact_ELE	ECTRODE
◇ 🗹	Chec	k bad_cor	itact_acti	ive
🔶 🗹	Chec	k bad_cor	itact_gate	e
🔶 🗹	Chec	k bad_via		
	Chec	k bad_via	2	
🔶 🗹	Chec	k bad_via	3	
🔶 🗹	Chec	k select_o	verlap	
	-	k bad_nwe		
🛛 🛨 🔀	Chec	k bad_psu	bstrate -	- 1 Result
	Chec	k bad_pga	te	
		k bad_nga		
	Chec	k bad_por	t	$\nabla$
/use out.	rs/st views	/Inverte:	haran/wo r/Invert	orkdir/VlsiTutorial.proj/Demo_Inverter.lib/default.group/lay ter.cal/_tsmc035.rules_ red by a select
Check	bad_a	active_area	a : O Resu	ults



Garra



🐹 Cali	ibre - DR	IC RV	/E : Inve	erter.dr	c.results [/use	rs/student/asharan/workdir/¥lsiTutorial.proj/Demo 💶 🗖 🗙
<u>F</u> ile	<u>V</u> iew	<u>H</u> ig	hlight	<u>T</u> ools	<u>S</u> etup	<u>H</u> elp
<b>}_</b>	<b>~</b>	•	н ▶	C	z	
Торо	ell Inve:	rter :	3 Resi	ults (in i	2 of 81 Checks	
♦	🖌 Chec	k DF	RC4.4np	0		
	🛃 Cheo	k DF	RC5_1			
	🖌 Chec	k DF	RC5_2			
<	🖌 Chec	k DF	RC5_3			
<	🖌 Chec	k DF	RC5_4			
	🖌 Chec	k DF	RC6_1			
p	🗙 Chec	k DF	RC6_2 -	- 1 Res	ult	
	-9 🗙 (	Cell I	nverter	<sup>-</sup> - 1 Re	sult	
	└─◇	01				-
~	🖌 Chec	k DF	RC6_3			
♦	🖌 Chec	k DF	RC6_4			
	🖌 Chec	k DF	RC7_1			
	🖌 Chec	k DF	RC7_2			
~	🖌 Chec	k DF	RC7_3			
	• ••••	1. D.	007.4	<u> </u>		
/us out	.views	uder /Inv	t/ash verter	aran/w /Inver	orkdir/VlsiI ter.cal/_tsm red by a sel	
Chec	:k bad_a	activ	e_area	: O Res	ults	




Satta



### 6. Verifying the Layout Vs Schematic (LVS)

We first need to select the logic netlist for Calibre to compare with the layout we have drawn.

- Click Tools > SDL/NDL
- On the top toolbar, click the button for Select Logic Source, indicated below:
- Select Schematic as the Logic Source to use, as shown below:




From the menu, select Calibre > Run LVS In the window that pops up, enter the Path to Calibre as: /opt/mentor-2008.1/adk3\_1/technology/ic/process/tsmc035.calibre.rules


The LVS tool window will open: Under Inputs > Netlist, check the box Export from Schematic Viewer





- Calibre In	teractive	
<u>F</u> ile <u>T</u> ranscript	Setup	<u>H</u> elp
<u>R</u> ules Inputs Outputs Run Control	Hierarchical      Flat      Calibre CB     Layout vs Netlist      Netlist vs Netlist      Vetlist Extraction	
Transcript	Layout Netlist H-Cells Files: nand2.src.net	▼ View
Run <u>L</u> VS	Format: SPICE	Export from schematic viewer





If the Layout matches the source Netlist, the LVS Report will show a passing result. If there are errors, click on them in the RVE results window to get more information.





	Outions	110 in all an una	
<u>F</u> ile <u>E</u> dit	<u>O</u> ptions	<u>W</u> indows	
RULE FILE: CREATION T CURRENT DI USER NAME:	RECTORY :	asharan	Tutorial.proj/Dem
CALIBRE VE	KSION:	v2006.2_38.31 Tue Sep 26 14:49:1	0 PDI 2006
		OVERALL COMPARISON RESULTS	
		# ###################################	
Warning:	Source	and layout refer to the same data.	
Warning:	Source	and layout refer to the same data.	
		*****	*****
*****	*******	**************************************	
*****	*******	*****	
******	********	**************************************	
*********	********** ********** La	**************************************	
	********** ********** La	CELL SUMMARY ayout Source nverter Inverter	**************
************ ************ Result	********** ********** La	CELL SUMMARY ayout Source nverter Inverter	
************ ************ Result	********** ********** La	CELL SUMMARY ayout Source nverter Inverter	***************
************ ************ Result	********** ********** La	CELL SUMMARY ayout Source nverter Inverter	***************
Result CORRECT		CELL SUMMARY ayout Source nverter Inverter	***************
Result CORRECT		CELL SUMMARY ayout Source nverter Inverter	***************
Result CORRECT		CELL SUMMARY ayout Source nverter Inverter	***************
*********** *********** Result		CELL SUMMARY ayout Source nverter Inverter	***************

Copyright©2010

